Abstract-The characteristic performance of n-type and p-type inversion (IM) mode, accumulation (AC) mode and junctionless (JL) mode, bulk Germanium FinFET device with 3-nm gate length (L G ) are demonstrated by using 3-D quantum transport device simulation. The simulated bulk Ge FinFET device exhibits favorable short channel characteristics, including drain-induced barrier lowering (DIBL<10mV/V), sub threshold slope (SS~64mV/dec.). Electron density distributions in ON-state and OFFstate also show that the simulated devices have large I ON /I OFF ratios. Homogenous source/drain doping is maintained and only the channel doping is varied among different operating modes. Also, a constant threshold voltage |V TH |~0.31V is maintained. Moreover, the calculated quantum capacitance (C Q ) values of the Ge nanowire emphasizes the importance of quantum confinement effects (QCE) on the performance of the ultra-scaled devices.
Introduction
Germanium promises to keep Moore's law alive even in sub-10nm Technology and is considered as a promising candidate to mitigate the constraints that arise in such ultrascaled devices [1] [2] . Whilst ultra-scaled Silicon based devices are demonstrated both theoretically and experimentally, [3] [4] drive current (I DSAT ) saturation and degraded performances of bulk Si CMOSFET limits the prospects of further scaling. Ge offers various advantages over its counterpart Si such as higher injection velocity, higher mobility, higher density-of-states and higher drive current, low contact resistance with metals, low processing temperature for process integration and smaller gate delay [5] [6] [7] [8] [9] . Especially when device dimensions shrink below sub 10-nm nodes, the device performances are heavily influenced by quantum confinement effects. In particular, the band diagram, valley-splitting in different sub-bands, charge distribution in different valleys, charge density occupied in the lowest sub-bands, density of states and effective mass are highly dependent on type of material used in the channel and the gate electrostatics. Germanium will be more advantageous than Si in sub-10nm device nodes. Hence various research groups are focusing on gate dielectrics, metal gates for Ge, surface passivation in Ge MOSFET and integration of Ge with Si. Such Ge transistors with admirable electrical characteristics were demonstrated by many research groups in the past [10] [11] [12] . In this work, we analyzed the performance of scaled Germanium FinFETs and compared their device characteristics with a 3-nm bulk Silicon FinFET with similar device dimensions [13] . As Germanium is a potential material, this paper tries to explore the transport properties and the effect of quantum confinement on performance of Ge-based transistors. In this work, we for the first time report the charge distribution in different sub-bands of Ge devices. We have compared Si and Ge device density of states and band structure too. Junctionless (JL) devices with homogenous source drain doping will be the preferred mode of operation in ultra-scaled logic devices due to the various advantages such as reduced scattering and simpler device fabrication processes [14] [15] [16] [17] . Thus we comprehensively analyzed the JL mode of operation which will serve as a benchmark for future scaled device dimensions. Fig. 1 shows the structure of the simulated device. We applied oxide thickness (EOT) of 0.3 nm. A nano-fin structure (L G =F W =F H =3 nm) with gate length (L G ), fin width (F W ) and fin height (F H ) of 3-nm is used. A constant source/drain doping concentration of 1.0x10 20 cm -3 is used in all modes of device operation. The channel concentration of JL and IM FinFET is set to 1.0x10 20 cm -3 and 1.0x10 18 cm -3 respectively. The Bulk doping concentration used for the device simulation is 5x10 18 cm -3 . A work function value of 4.40eV is used for IM and JL NFETs; whereas, AC NFETs are simulated with work function 4.41eV. In case of p-type IM and AC modes, work function used is 4.37eV; whereas, p-type JL mode is simulated with a work function of 4.33eV. 
Simulation Approach

Device Structure
Simulation Model
We have used the Atomistix Toolkit software packages [18] [19] [20] that uses density functional theory (DFT) to investigate electrical properties of hydrogen-passivated Si and Ge nanowires. The generalized gradient approximation (GGA) proposed by Perdew, Burke, and Ernzerhof (PBE) was adopted for exchanged and correlation functional [21] . The double-ζ singly polarized (DZP) pseudo atomic orbital basis set generated by the Fritz-Haber Institute (FHI), and 75 Ha of cutoff energy for electron density are used. All atoms are fully relaxed until maximum force of any atoms becomes less than 0.05 eV/Å. With optimized atomic structures of Si and Ge nanowire, we calculated quantum capacitance using [22] ;
where k, e, T, g(E), and E F are Boltzmann constant, elementary charge, temperature, density-of-states (DOS) and Fermi-level energy, respectively. For DOS calculations, we have applied 51×1×1 Monkhorst-Pack k-grids.
The device characteristics are obtained by solving 3D quantum transport equations provided by robust Synopsys Sentaurus tool. To include quantization effects, a potential-like quantity Λ n (electrons) and Λ p (holes) are introduced in density calculation.
n and p are the electron and hole concentrations respectively; N v and N c are the effective density of states of valence band E v and conduction band E c respectively; Fermi-Dirac integral is given by F 1/2 ; T n and T p denotes electron temperature and hole temperature respectively;
This quantum device simulation considers other models such as, the band-gap narrowing model, S-R-H recombination with doping dependent models and band-toband tunneling (BTBT) model [17, 23] . In ultra-scaled Ge FinFETs, quantum confinement effects (QCE) results in band gap widening and mitigates the BTBT leakage; doping is optimized to prevent source-drain tunneling in our structure [24] [25] [26] . The Mathiessen's mobility model accounts for the mobility calculated in the device simulation. Furthermore details are available in [17, 23] .
Results and Discussion
As shown in Fig. 2 , the effect of confinement on charge dynamics, can be studied using Eigen functions of the first four sub bands in Ge nanowire which is accurately captured using multi-sub band Monte Carlo solver solving a 3D Poisson -2D Schrödinger equations [27, 28] . Edges are the boundaries of the semiconductor and oxide. Wavefunction is very small in sub-bands of Γ (Gamma) valley. The L and X valleys, (especially lowest sub bands 1 and 2) contribute largely with physically significant wave-function and others sub bands are depleted of carriers. Energetically, from subbands, the lowest valleys provide large contribution to the overall electron transport [29] . We clearly see that there is a coupling in Y-Z directions of the L and X valleys which induces the alignment of the Eigen-states diagonally along the 3-D channel crosssection. When the Fermi-level is at the conduction-band-edge (CBE), at 300K, the CQ for a highly doped Si and Ge nanowire is around 3.8748 fF/µm and 1.6552 fF/µm respectively. Clearly, the C Q of Ge is lower than Si. The extracted effective mass in Ge is h =0.147m e . Germanium has smaller effective mass than Silicon. Thus for scaled devices, in QC limit, depending on operating conditions, performance of Ge and Si devices are comparable. Fig.4(b) , shows that IM & AC mode have similar characteristics. The IM PFET DIBL value is ~5X times higher for Si compared to Ge. The effective gate length in JL device is larger than the physical gate length. Hence as shown in Fig. 4(c) the I D -V G of Ge JL NFET achieves almost ideal SS value of 65.92 mV/dec. and Si JL NFET has SS value of 77.37 mV/dec. The DIBL value of Ge JL PFET and Si JL PFET are 8.38mV/V and 40.20mV/V, resp. which proves that JL devices have better immunity to short channel effects (SCE). By using optimum doping, SCE can be tuned [24] . It is noteworthy, that off-state current is low owing to the scaled nano-fin. The ultra-scaled nano-fin provides good electrostatic controllability of gate intrinsically which improves device characteristics. .147m e ) the quantum capacitance (C Q ) is low in Ge devices compare to Si devices, which in turn degrades gate to channel capacitance (as C G ≅ C Q , in QC limit). We are currently investigating the influence of quantum confinement on scattering in Ge devices with more sophisticated simulation tools, in detail for possible future communication. 6 compares electrostatic potential and electron density distribution along the nanofin channel cross-section in Ge IM & JL NFETs. The charge transport path is localized within the fin cross-section and does not penetrate the substrate, thus leakage path can be shut off [30] . Fig. 6(a) & Fig. 6(b) , shows n-type Ge Bulk FinFET on-state (V GS =0.7V) and off-state (V GS =0V) electric field distribution respectively; the charge carriers occupy the nano-fin cross-section fully; hence, the current conduction path is almost similar in IM and JL devices.
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Conclusion
In conclusion, we analyzed, the performance of Ge FinFETs with 3-nm gate length in JL, IM and AC modes. Ge devices have comparable device characteristics to that of Si. However, smaller effective mass of Germanium results in degradation of quantum capacitance. The observed transfer, output characteristics iterates the fact that quantum confinement effects will play a vital role in determining the performance of ultra-scaled Ge logic devices.
